- Multiprocessor Interconnect Bus
- Information technology: MPI
Универсальный русско-английский словарь. Академик.ру. 2011.
Multiprocessor Interconnect Bus
Смотреть что такое "Multiprocessor Interconnect Bus" в других словарях:
Intel QuickPath Interconnect — The Intel QuickPath Interconnect (QuickPath, QPI)[1][2][3] is a point to point processor interconnect developed by Intel which replaces the Front Side Bus (FSB) in Xeon, Itanium, and certain desktop platforms. It was designed to compete with… … Wikipedia
Synchronous Backplane Interconnect — The Synchronous Backplane Interconnect (SBI) was the internal processor memory bus used by early VAX computers manufactured by the Digital Equipment Corporation of Maynard, Massachusetts, Massachusetts.The bus was implemented using Shottky TTL… … Wikipedia
MPI — biomed. abbr. Mannose Phosphate Isomerase abbr. Message Passing Interface (SMP, Cluster) abbr. Multiprocessor Interconnect Bus comp. abbr. Message Passing Interface comp. abbr. Multiprecision Integer … United dictionary of abbreviations and acronyms
Cell (microprocessor) — Cell is a microprocessor architecture jointly developed by Sony Computer Entertainment, Toshiba, and IBM, an alliance known as STI . The architectural design and first implementation were carried out at the STI Design Center in Austin, Texas over … Wikipedia
Cell — Saltar a navegación, búsqueda Para el personaje de Dragon Ball Z, véase Cell (Dragon Ball). El procesador Cell Cell es una arquitectura de microprocesador desarrollada conjuntamente por Sony Computer Entertainment … Wikipedia Español
HyperTransport — (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high bandwidth, low latency point to point link that was introduced on April 2 2001. [cite press release | url =… … Wikipedia
AMD Horus — The Horus system, designed by Newisys for AMD, was created to enable AMD Opteron machines to extend beyond the current limit of 8 way (CPU sockets) architectures. The Opteron CPUs feature a cache coherent HyperTransport (ccHT) bus to permit… … Wikipedia
Parallel computing — Programming paradigms Agent oriented Automata based Component based Flow based Pipelined Concatenative Concurrent computing … Wikipedia
Flexible Architecture for Simulation and Testing — The FAST Project is a new hybrid hardware prototyping platform enabled by integrating a variety of hardware components on a printed circuit board (PCB) to implement Chip Multiprocessor (CMP) or Multiprocessor (MP) systems. The Flexible… … Wikipedia
Stanford Smart Memories Project — Advances in VLSI technology now permit multiple processors to reside on a single integrated circuit chip, or IC. Such a processing system is known as a chip multiprocessor, or multi core CPU system. Building on this technology, the Stanford Smart … Wikipedia
Futurebus — (IEEE 896) is a computer bus standard, intended to replace all local bus connections in a computer, including the CPU, memory, plug in cards and even, to some extent, LAN links between machines. The effort started in 1979 and didn t complete… … Wikipedia
